Ex situ tunnel junction process technique characterized by Coulomb blockade thermometry

M. Prunnila, M. Meschke, D. Gunnarsson, S. Enouz-Vedrenne, J. M. Kivioja, and J. P. Pekola

Citation: Journal of Vacuum Science & Technology B 28, 1026 (2010); doi: 10.1116/1.3490406

View online: http://dx.doi.org/10.1116/1.3490406

View Table of Contents: http://scitation.aip.org/content/avs/journal/jvstb/28/5?ver=pdfcov

Published by the AVS: Science & Technology of Materials, Interfaces, and Processing

Articles you may be interested in

Erratum: "Effect of the asymmetry of the coupling of the redox molecule to the electrodes in the one-level electrochemical bridged tunneling contact on the Coulomb blockade and the operation of molecular transistor" [J. Chem. Phys. 141, 124706 (2014)]


Coulomb Blockaded Tunnel Junction as a Noise Probe

Fabrication technique for nanometer-scale InAs quantum devices: Observation of quantum interference in Aharonov–Bohm rings and Coulomb blockade in quantum dots
J. Vac. Sci. Technol. B 18, 3493 (2000); 10.1116/1.1321285

One- and two-dimensional tunnel junction arrays in weak Coulomb blockade regime: Absolute accuracy in thermometry

Coulomb blockade thermometry using a two-dimensional array of tunnel junctions
J. Appl. Phys. 86, 3844 (1999); 10.1063/1.371296
**Ex situ** tunnel junction process technique characterized by Coulomb blockade thermometry

M. Prunnila\textsuperscript{a)}
VTT Technical Research Centre of Finland, P.O. Box 1000, FI-02044 VTT, Espoo, Finland

M. Meschke
Low Temperature Laboratory, Aalto University, P.O. Box 13500, FI-00076 AALTO, Finland

D. Gunnarsson
VTT Technical Research Centre of Finland, P.O. Box 1000, FI-02044 VTT, Espoo, Finland

S. Enouz-Vedrenne
Thales Research and Technology, Campus de Polytechnique, Palaiseau 92167, France

J. M. Kivioja\textsuperscript{b)}
VTT Technical Research Centre of Finland, P.O. Box 1000, FI-02044 VTT, Espoo, Finland

J. P. Pekola
Low Temperature Laboratory, Aalto University, P.O. Box 13500, FI-00076 AALTO, Finland

(Received 22 June 2010; accepted 24 August 2010; published 22 September 2010)

The authors investigate a wafer scale tunnel junction fabrication method, where a plasma etched via through a dielectric layer covering bottom Al electrode defines the tunnel junction area. The \textit{ex situ} tunnel barrier is formed by oxidation of the bottom electrode in the junction area. Room temperature resistance mapping over a 150 mm wafer gives local deviation values of the tunnel junction resistance that fall below 7.5% with an average of 1.3%. The deviation is further investigated by sub-1 K measurements of a device, which has one tunnel junction connected to four arrays consisting of $N$ junctions ($\text{N}=41$, junction diameter 700 nm). The differential conductance is measured in single-junction and array Coulomb blockade thermometer operation modes. By fitting the experimental data to the theoretical models, the authors found an upper limit for the local tunnel junction resistance deviation of \textasciitilde5% for the array of 2$N$+1 junctions. This value is of the same order as the minimum detectable deviation defined by the accuracy of the authors’ experimental setup. © 2010 American Vacuum Society. [DOI: 10.1116/1.3490406]

I. INTRODUCTION

Metallic tunnel junctions are the main ingredients of electronic devices that are based, for example, on single electron tunneling\textsuperscript{1} and/or the Josephson effect.\textsuperscript{2} Aluminum oxide is the tunnel barrier material most widely used as it combines good junction properties with a controlled fabrication process due to the stable oxide layer formed by thermal oxidation. The standard fabrication method for submicron tunnel junction devices, for laboratory use, involves e-beam lithography and the shadow evaporation technique.\textsuperscript{3} A well-known wafer scale fabrication method of (few micron size) tunnel junctions uses trilayer films,\textsuperscript{4} where the size of the junctions is defined through postpatterning. This trilayer fabrication is a relatively mature technique and it has been used for small scale production of superconducting sensors and multilayer Josephson junction structures for more than 20 years.\textsuperscript{4–6}

The shadow evaporation and the trilayer processes are \textit{in situ} methods, i.e., the metal-tunnel-junction-metal structure is defined without breaking the vacuum. In this article, we investigate \textit{ex situ} tunnel junction fabrication method, which utilizes a through dielectric via defining the tunnel junction areas. A similar method has been successfully utilized in creating few micrometer sized tunnel junctions for x-ray sensors\textsuperscript{7} and quantum information devices.\textsuperscript{8} We use this via method to fabricate high resistance junctions on micron/submicron scale. We target a junction resistance regime on the order of 20 k\textOmega that is suitable for Coulomb blockade thermometers (CBTs),\textsuperscript{9,10} which are primary thermometers based on single electron tunneling in the weak Coulomb blockade regime. In the past, the CBT devices have been fabricated by electron beam lithography with the shadow angle method. We characterize our process, first, by mapping the junction resistance across a 150 mm wafer at room temperature. The definitive characterization is obtained by single-junction\textsuperscript{10} and array\textsuperscript{5} CBT measurements of a device with 700 nm diameter junctions.

II. EXPERIMENT

Our tunnel junction structure consists of three layers: bottom aluminum, dielectric (here SiO\textsubscript{2}), and top aluminum [see Fig. 1(a)]. The tunnel junctions are defined by a through dielectric via. We have fabricated the devices on 150 mm Si wafers. The fabrication process starts by growing a 300-nm-thick thermal SiO\textsubscript{2}. This is followed by deposition of 250 nm...
Al bottom electrode. The Al films are deposited by a dc magnetron sputter in a multimeter deposition system CS 730 S from von Ardenne Anlagentechnik GmbH (at a base pressure of $2 \times 10^{-8}$ mbar). The bottom electrode is patterned by UV lithography and plasma etching. Here, all lithography steps involve i-line projection lithography system Canon FPA-2600i.3. The bottom electrode is etched with a Cl$_2$+BCl$_3$ plasma etching system. The dielectric layer 180 nm-thick top Al electrodes are defined utilizing UV lithography and Cl$_2$+BCl$_3$ plasma etching. This is followed by oxidation and Al deposition in a LAM 4520 oxide etcher. After resist stripping, the native oxide is removed on top of the bottom Al by Ar plasma. In patterning, we utilize CF$_4$+CHF$_3$ vapor deposition system. In this step, the substrate temperature is maintained at 180 °C by an irradiative heater and with pure oxygen at a pressure of 110 mbars for 6000 s. Finally, the 250-nm-thick top Al electrodes are defined utilizing UV lithography and Cl$_2$+BCl$_3$ plasma etching.

Figure 1(a) depicts a cross sectional schematic overview of one tunnel junction and clarifies how the tunnel barrier is embedded between the electrodes and the surrounding dielectric. Figure 1(b) shows a top view SEM image of an Al island with two tunnel junctions. The bottom electrode edges are clearly visible only in the regions covered by the top Al. Cross-sectional transmission electron microscope (TEM) images are shown in Figs. 1(c) and 1(d). Note that the Al is thinner on the side walls of the junction due to poor step coverage of Al. Argon sputtering in the native oxide removal step reduces the thickness of the bottom electrode in the junction areas [see Figs. 1(c) and 1(d)]. Here, the excess Ar bombardment after the native oxide breakthrough has led to ~50 nm Al loss. Figure 1(e) shows a high resolution TEM image revealing crystalline Al layers and amorphous Al$_2$O$_3$ tunnel barrier. The dark region in the top Al above the tunnel barrier is an experimental artifact following from focused ion beam sample preparation.

A single processed 150 mm wafer contains various tunnel junction devices and test structures. At room temperature, the junction resistance was mapped across the wafer utilizing a test structure designed for four point measurement of a single junction. After dicing the wafer, a single chip was mounted to a sample holder of a dilution refrigerator equipped with filtered dc lines made of thermocox cables. The chip contains a device, which has one tunnel junction connected to four arrays consisting of $N$ junctions ($N=41$, junction diameter of 700 nm). This device layout is suitable for simultaneous single-junction and array CBT (Ref. 9) operation modes. Differential conductance measurements as a function of applied bias voltage were performed in the two modes at substrate temperature of $T=224$ mK. A magnetic field on the order of 50 mT was applied in order to keep Al in the normal state.

III. RESULTS AND DISCUSSION

Figure 2(a) shows the tunnel junction resistance mapped across a 150 mm wafer in a $2 \times 2$ mm$^2$ grid (nominal junction area is 1 $\mu$m$^2$). The measurement region has a diameter of 110 mm. Within this region the junction resistance values fall between ~10 and 14 kΩ and we find neither shorted nor open junctions. The average tunnel junction resistance is 12.2 kΩ and deviation over this area is 6.5%. However, for many device applications, this large length scale deviation is not so relevant. The most important figure of merit is the local deviation $D = \Delta R / R$, i.e., the local junction resistance deviation within a single device. We have investigated $D$ by measuring two adjacent junctions. We define $D=2|R_1$
scale bar is in kΩ. Weak Coulomb blockade with quasicontinuous is-

duction size leads to small charging energy and weak Cou-

× 2 mm² grid) is shown in Fig. 2(b). In the measurement

g is the bias current. Experimental data point is obtained from the resistances $R_1$ and $R_2$ of two junctions whose distance on the wafer is 400 μm: $D=2|R_1−R_2|/(R_1+R_2)$. The scale bar is in %.

$\pm 7.5\%$ and the average value is 1.3%. The junction quality stays at this level down to 700 nm junction diameter, below which deviation increases and significant amount of open junctions can be found. Note that 700 nm is still quite far from the i-line wavelength and this degradation is due to the chosen lithography parameters.

We have explored the junction properties further by dif-

Fig. 2. (Color online) (a) Gray scale plot of junction resistance on a single 150 mm wafer at room temperature of rectangular 1 μm² junctions. The scale bar is in kΩ. (b) Local deviation $D$ in the junction resistance. A single data point is obtained from the resistances $R_1$ and $R_2$ of two junctions whose distance on the wafer is 400 μm: $D=2|R_1−R_2|/(R_1+R_2)$. The scale bar is in %.

$|R_2|/(R_1+R_2)$, where $R_1$ and $R_2$ are the resistances of junctions with a distance of 400 μm. The local deviation map (2 × 2 mm² grid) is shown in Fig. 2(b). In the measurement region $D<7.5\%$ and the average value is 1.3%. The junction quality stays at this level down to 700 nm junction diameter, below which deviation increases and significant amount of open junctions can be found. Note that 700 nm is still quite far from the i-line wavelength and this degradation is due to the chosen lithography parameters.

We have explored the junction properties further by differ-

Fig. 3. (Color online) (a) Illustration of two CBT configurations. Voltage $V_S(A)$ gives the single-junction (array) CBT bias voltage values. (b) Symbols are the measured differential conductances in the two configurations with $N=41$ at substrate temperature of $T=224$ mK. The nominal junction diameter is 700 nm. The conductance values are normalized and an offset of 0.01 is added to $G_G$. The solid curves are fits to the theoretical models (see text), which give the temperatures $T_S=222$ mK and $T_A=221$ mK from $G_G$ and $G_A$, respectively.

energy and thermal energy, $u=e^2/2Ck_BT$, is sufficiently small ($C$ is the capacitance of a single junction). At the $u\ll 1$ limit, the normalized differential conductance is given by

$$G_m = 1 - \frac{\delta_m}{k_BT_m} g(eV_{m}/k_BT_m),$$

where $g(x)=e^x[2e^x-x^2+1]/(e^x-1)^3$ and the prefactor $\delta_m$ depends on the junction capacitances. The full-width-half-maximum voltage ($V_{m,1/2}$) of the dip is proportional to the temperature, which provides the primary thermometry by CBT sensors. From $g(x)$ or full master equation model, one finds $T_m=eV_{m,1/2}/5.439N_{m,k_BT_m}$, where $N_{m}=2N+1$ and $N_{S}=1$.10

The solid curves in Fig. 3(b) are fits to the full master equation model, which is modified to take into account overheating effects due to the applied bias voltage and finite electron-phonon coupling, as described in Ref. 11. The fitting procedure gives CBT temperatures $T_S=222$ mK and $T_A=221$ mK.

As $T_S$ does not depend on uniformity of the junction net-

work, the above temperature fitting results can be utilized in analyzing junction resistance deviation $D$ in the arrays. The error in the array temperature reading arising from $D$ is given by $\Delta T_m/T_A=kD^2$, where numerical factor $k=0.73+(N_{S}−1)/N_{A}$ with $N_{A}=2N+1$ (here $N=41$).12 Now, if we substitute $\Delta T_m/T_A=2(T_S−T_A)/(T_S+T_A)$, we find the measured resistance deviation $D_{meas}=5\%$, which coincides with the room temperature results. However, we should note that this deviation value is already better than the accuracy of our experimental setup. This is mainly determined by the relative gain error of <1% of our voltage preamplifiers. By setting $\Delta T_A/T_A=1\%$, we find the minimum detectable deviation
$D_{\text{min}} = 7.6\%$. Thus, as $D_{\text{min}} > D_{\text{meas}}$, we conclude that, because of the robustness of the temperature reading versus $D$, the junction resistance deviation obtained from the CBT measurements is limited by the accuracy of the experimental setup.

The depth of the dip in the conductance curves $\Delta G_m = (\delta_m/\kappa T_m) g(0) [g(0) = 1/6]$ allows the determination of the junction capacitance $C$. For the array configuration $\delta_A = (e^2/C)(N_A-1)/N_A$ when we have $C = e^2(N_A-1)/(6N_Ak_BTm)$ (Ref. 12) and from the experimental data, we find $C = 22$ fF. This corresponds to a specific capacitance $\sim 50$ fF/μm², which is a typical value for aluminum oxide tunnel junctions. Another noteworthy property for the tunnel junction quality is the linearity of the current-voltage characteristics; we find a constant differential conductance increase of conductance of 1.5% at 40 mV per junction. These are very typical values for aluminum oxide tunnel barriers.13

IV. SUMMARY AND CONCLUSIONS

We have investigated ex situ tunnel junction fabrication method to produce high resistance ($\sim 12$ kΩ·μm²) tunnel junctions on wafer scale. Our fabrication method utilized plasma etched via in a dielectric that covers bottom Al electrode. The ex situ tunnel barrier was formed by bottom electrode oxidation after Ar plasma removal of the native oxide in the junction area. After the tunnel barrier formation, the top Al electrode was sputter deposited without breaking the vacuum.

Room temperature tunnel junction resistance mapping over 150 mm wafer gives local deviation values of the tunnel junction resistance below 7.5% with an average value of 1.3%. The junction resistance deviation was further investigated by low temperature measurements that utilized single-junction and array CBT operation of a device with 700 nm diameter junctions. The low temperature measurements agreed with the room temperature junction resistance mapping. By fitting the experimental CBT data to the theoretical models, we found a local tunnel junction resistance deviation of $\sim 5\%$ (array of 83 junctions). However, the estimation of the local junction resistance deviation from the CBT measurements was in the end limited by the accuracy of our low temperature experimental setup ($\sim 7.6\%$). We conclude that the small (local) tunnel junction resistance deviation indicated by the room temperature and low temperature measurements suggests that our fabrication process can be used for high-yield production of primary CBT sensors.

ACKNOWLEDGMENTS

The authors want to acknowledge assistance of M. Markkanen and C. Collet in the device fabrication and TEM specimen preparation, respectively. This work has been partially funded by EC through FP7 projects NanoPack (Grant No. 216176) and MICROKELVIN (Grant No. 228464), and by Tekes through project FinCryo (Grant No. 220/31/2010).