Room-temperature method for minimizing light-induced degradation in crystalline silicon

J. Lindroos, M. Yli-Koski, A. Haarahiltunen, and H. Savin

Citation: Applied Physics Letters 101, 232108 (2012); doi: 10.1063/1.4769809
View online: http://dx.doi.org/10.1063/1.4769809
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/101/23?ver=pdfcov
Published by the AIP Publishing

Articles you may be interested in
Lifetime recovery in p-type Czochralski silicon due to the reconfiguration of boron–oxygen complexes via a hole-emitting process
Appl. Phys. Lett. 98, 162104 (2011); 10.1063/1.3581215

Generation and annihilation of boron–oxygen-related recombination centers in compensated p- and n-type silicon

Impact of oxygen on the permanent deactivation of boron–oxygen-related recombination centers in crystalline silicon
J. Appl. Phys. 107, 123707 (2010); 10.1063/1.3431359

Room-temperature boron displacement in crystalline silicon induced by proton irradiation
Appl. Phys. Lett. 86, 081906 (2005); 10.1063/1.1868874

Impact of the end of range damage from low energy Ge preamorphizing implants on the thermal stability of shallow boron profiles
J. Appl. Phys. 96, 4939 (2004); 10.1063/1.1776624
Room-temperature method for minimizing light-induced degradation in crystalline silicon

J. Lindroos, a) M. Yli-Koski, A. Haarahiltunen, and H. Savin

Department of Micro and Nanosciences, Aalto University, Tietotie 3, 02150 Espoo, Finland

(Received 10 October 2012; accepted 19 November 2012; published online 6 December 2012)

Although light-induced degradation (LID) in crystalline silicon is attributed to the formation of boron-oxygen recombination centers, copper contamination of silicon has recently been observed to result in similar degradation. As positively charged interstitial copper stays mobile at room temperature in silicon, we show that the bulk copper concentration can be reduced by depositing a large negative charge onto the wafer surface. Consequently, light-induced degradation is reduced significantly in both low- and high-resistivity boron-doped Czochralski-grown silicon. © 2012 American Institute of Physics. [http://dx.doi.org/10.1063/1.4769809]

Light-induced degradation (LID) is a current topic in silicon solar cell research, since LID causes severe efficiency loss during one day of solar illumination. LID is imputed to the formation of recombination-active boron-oxygen defect complexes in crystalline silicon, rendering low-resistivity boron-doped Czochralski (Cz) silicon particularly sensitive to LID. Recently, LID has also been observed in crystalline silicon with low levels of copper. In boron-doped Cz silicon, copper concentrations as low as $10^{-9}$ cm$^{-3}$ can cause degradation. As interstitial copper has both high solubility and diffusivity in silicon, unintentional copper contamination may easily occur during silicon solar cell manufacturing. Moreover, the proposed replacement of expensive silver front contacts with low-cost copper-plated contacts might further increase the probability of copper contamination in the solar cell line. Therefore, copper might well be the culprit behind LID in some solar cell studies.

Recently, much effort has been put into mitigating light-induced degradation. Most solutions rely on avoiding the use of 1-2 $\Omega$-cm boron-doped Cz silicon, but Herguth et al. have developed a technique to actually remove LID from silicon. However, the technique is based on illuminating silicon above 90°C for extended periods. In this paper, we present a room-temperature method to minimize LID in crystalline silicon. This method is based on optimizing the sample surface charge.

The experiments were performed on 100-mm-wide, (100)-oriented boron-doped electronic-grade Cz silicon with two different resistivities: 2.7-2.8 $\Omega$-cm (low-res) and 18-24 $\Omega$-cm (high-res). Both wafer types had relatively high oxygen concentrations. The 400-$\mu$m-thick low-res wafers had an oxygen concentration of 15.3 ppm, while the 525-$\mu$m-thick high-res wafers contained 11-13 ppm of oxygen.

After RCA surface cleanings, all wafers were oxidized for 40 min at 900°C and annealed in nitrogen for 40 min at 950°C, producing a 15 nm surface-passivating thermal oxide. Some of the wafers were kept as clean reference wafers, while other wafers were intentionally copper contaminated. The intentional contamination was performed by spin coating 2 or 8 ppm of copper solution onto the front surface of the wafer. The copper surface contamination was then diffused into the wafer bulk during a 20 min anneal at 800°C in nitrogen atmosphere. After cooling, a positive corona charge was deposited onto both sides of the wafers.

Next, the initial minority carrier recombination lifetime ($\tau_{initial}$) was measured at medium injection with microwave photoconductance decay ($\mu$-PCD) by a WT-85XL Semilab lifetime scanner. A small area (1 mm$^2$) of the sample was then subjected to bias light illumination ($>25$ W/cm$^2$, 973.5 nm) at room temperature for up to 94 h to induce LID. During illumination, the bias light intensity was momentarily decreased several times in order to measure lifetime as a function of illumination time at a high injection level with a pulsed 904 nm bias laser (200 ns). Once full degradation had been achieved, bias light illumination was stopped, and the final lifetime ($\tau_{final}$) was measured with $\mu$-PCD at medium injection.

After the degradation measurement was completed with a positive surface charge, a negative surface charge was deposited onto both sides of the wafer. Two days or more after the charge reversal, the degradation measurement procedure detailed above was repeated on the same wafer but in a different spot. The small illumination area (1 mm$^2$) of the bias light allowed several degradation measurements to be performed on the same wafer with different surface charges without interference from previous measurements.

Figure 1 presents the minority carrier recombination lifetime measured at high injection during bias-light illumination in a high-res Cz silicon wafer with 8 ppm of copper solution contamination. The only difference between the two lifetime curves in Figure 1 is the polarity of the wafer surface charge. When a positive corona charge (+3.7 $\mu$C/cm$^2$) is deposited on the wafer, a clear lifetime decrease is measured during bias laser illumination. However, when a large negative charge ($-11.1$ $\mu$C/cm$^2$) is deposited on the same wafer, no lifetime change can be detected even after 94 h of illumination.

This is an interesting result as the sample surface charge clearly has a significant impact on light-induced degradation in this high-res copper-contaminated Cz silicon wafer. It is well known that interstitial Cu$^+$ remains mobile at room temperature and that Cu$^+$ will eventually diffuse out of a bare

a)E-mail: jeanette.lindroos@aalto.fi. Telephone: +358 9 470 22322. Fax: +358 9 470 25008.
silicon sample. Oxidation\(^\text{10}\) and the deposition of a positive surface charge\(^\text{11}\) can prevent this out-diffusion. Correspondingly, a negative surface charge can be used to actively drive interstitial copper out of the wafer bulk to the silicon and oxide interface, decreasing the bulk copper concentration. As seen in Fig. 1, this results in a reduction in or a complete disappearance of light-induced degradation in crystalline silicon.

Figure 2 shows lifetimes measured at medium injection in the same material before (\(\tau_{\text{initial}}\)) and after (\(\tau_{\text{final}}\)) illumination. A moderate negative corona charge of \(-3.7 \mu\text{C/cm}^2\) causes severe degradation in the sample. However, increasing the negative surface charge to \(-11.1 \mu\text{C/cm}^2\) removes the degradation almost entirely, maintaining a high initial and final lifetime. Therefore, simply depositing some negative charge onto the sample does not automatically produce the desired result. The negative charge concentration needs to be optimized to efficiently remove \(\text{Cu}^{+}\) from the bulk and to minimize light-induced degradation.

As low-resistivity p-type Cz silicon is the most common bulk material for silicon solar cells, the method for minimizing LID with a negative surface charge was also studied in such a material. Figure 3 depicts the lifetime measured at high injection during bias-light illumination in clean (0 ppm) and copper-contaminated (2 and 8 ppm solution) low-res Cz silicon as a function of surface charge. Figure 4 also presents the lifetime measured before (\(\tau_{\text{initial}}\)) and after (\(\tau_{\text{final}}\)) illumination in the same samples at medium injection level. In Figures 3 and 4, the notation 0 ppm refers to the clean reference sample with no intentional copper contamination. As the reference sample was annealed for 15 min at 200 °C and copper-contaminated samples were in-diffused at high temperature, all low-res wafers were in a non-degraded state before the first illumination. This is also confirmed by the consistency of the initial lifetime \(\tau_{\text{initial}}\) values measured with a positive charge in Fig. 4.

With a positive charge (filled markers), LID is observed in all low-res samples in Fig. 3. LID is more severe and appears to form faster in the copper-contaminated wafers than in the clean sample both at high and medium injection levels. However, after the deposition of a large negative charge (\(-11.1 \mu\text{C/cm}^2\)), the lifetime at high injection remains at its

\[\text{FIG. 1. Lifetime at high injection measured as a function of illumination time with positive and negative surface corona charge in 18–24 \, \Omega\text{-cm boron-doped Cz silicon contaminated with 8 ppm of copper solution.}\]
starting value in copper-contaminated samples throughout three days of illumination. Therefore, reversing the surface charge appears to significantly reduce LID in these samples. The effect is not as clear in the clean low-res sample. Hence, the lifetime values at medium injection should be examined more closely in Fig. 4.

In the reference sample in Fig. 4, the lifetime after degradation $\tau_{\text{final}}$ is 60 $\mu$s with the positive charge, while the negative charge results in 70 $\mu$s. However, these two values cannot be directly compared, as the initial lifetime with the negative charge is unexpectedly low in comparison to $\tau_{\text{initial}}$ with the positive charge. The initial lifetime decrease after the negative charge deposition indicates a change in the surface recombination rate. As the effect is more pronounced in the copper-contaminated wafers, the surface recombination might increase due to the collection and consequently precipitation of copper at the silicon and oxide interface. The lower initial lifetime might also be caused by oxide interface deterioration due to the large surface charge. Nevertheless, both $\tau_{\text{initial}}$ and $\tau_{\text{final}}$ measured with the negative charge are significantly larger than $\tau_{\text{final}}$ with the positive charge, assuring that the lifetimes measured in Fig. 4 still reflect the bulk lifetime in the samples. Therefore, the medium-injection lifetime measurements also support the above conclusion that an optimized negative surface charge reduces significantly light-induced degradation in crystalline silicon, particularly in copper-contaminated wafers.

We have presented a room-temperature method for minimizing light-induced degradation in crystalline silicon. The method is based on optimizing the surface charge of a silicon wafer. Depositing a large negative surface charge prompts the diffusion of interstitial Cu$^+$ from the sample bulk to the wafer and oxide interface, reducing the interstitial bulk copper concentration. As a result, less copper is able to react in the bulk during illumination, and light-induced degradation is decreased. We have demonstrated that a large negative surface charge ($-11.1 \mu C/cm^2$) prevents degradation entirely in copper-contaminated 18–24 $\Omega$-cm boron-doped Cz silicon. The negative charge also reduces LID efficiently in copper-contaminated 2.7–2.8 $\Omega$-cm boron-doped Cz silicon with high oxygen concentration. As this is the dominating resistivity range in the photovoltaic industry and the silicon material suffering most from LID, optimizing the surface charge could lead to significant improvement in the final solar cell efficiency. Most importantly, the implementation of this method could decrease cleanliness requirements for both the silicon material and the cell process line, reducing the cost of silicon solar cells.

The authors acknowledge the financial support of the Academy of Finland, Okmetic Oyj, and the Finnish Funding Agency for Technology and Innovation.