Automatic Reference Clock Duty Cycle Calibration System for Dual Edge Sampling RF Circuits
Loading...
Access rights
openAccess
acceptedVersion
URL
Journal Title
Journal ISSN
Volume Title
A4 Artikkeli konferenssijulkaisussa
This publication is imported from Aalto University research portal.
View publication in the Research portal (opens in new window)
View/Open full text file from the Research portal (opens in new window)
View publication in the Research portal (opens in new window)
View/Open full text file from the Research portal (opens in new window)
Unless otherwise stated, all rights belong to the author. You may download, display and print this publication for Your own personal use. Commercial use is prohibited.
Date
Major/Subject
Mcode
Degree programme
Language
en
Pages
5
Series
2025 IEEE Nordic Circuits and Systems Conference (NorCAS)
Abstract
Duty cycle error of the sampling clock may cause distortion or gain and phase error in RF dual edge samplers, downconverting analog-to-digital converters and time-interleaved sampler arrangements. This results in degradation of system performance in forms of IQ mismatch, additional noise aliasing and spurious tones. This paper describes a fully automated reference clock duty cycle tuning system for low-power RF circuits. To achieve energy-efficient operation, the method utilizes signal slope and resistor based offset tuning combined with digital feedback system to compensate for measured duty cycle error. The system achieves 22-75 % tuning range and jitter less than 30 fs over the desired 40−60 % range for the targeted 24GS/s sampling rate.Description
Keywords
Other note
Citation
Tenhunen, M, Lahtinen, V & Kosunen, M 2025, Automatic Reference Clock Duty Cycle Calibration System for Dual Edge Sampling RF Circuits. in 2025 IEEE Nordic Circuits and Systems Conference (NorCAS). IEEE, IEEE Nordic Circuits and Systems Conference, Riga, Latvia, 28/10/2025. https://doi.org/10.1109/NorCAS66540.2025.11231298