Optimization of ATM Routing with an FPGA-based Hardware Accelerator
No Thumbnail Available
URL
Journal Title
Journal ISSN
Volume Title
Helsinki University of Technology |
Diplomityö
Checking the digitized thesis and permission for publishing
Instructions for the author
Instructions for the author
Authors
Date
1996
Department
Major/Subject
Laitteistotekniikka
Mcode
S-88
Degree programme
Language
en
Pages
73+9
Series
Description
Supervisor
Skyttä, JormaThesis advisor
Vuori, JarkkoKeywords
ATM, FPGA, routing, reititys