A High-Speed DSP Engine for First-Order Hold Digital Phase Modulation in 28-nm CMOS
Loading...
Access rights
openAccess
URL
Journal Title
Journal ISSN
Volume Title
A1 Alkuperäisartikkeli tieteellisessä aikakauslehdessä
This publication is imported from Aalto University research portal.
View publication in the Research portal (opens in new window)
View/Open full text file from the Research portal (opens in new window)
Other link related to publication (opens in new window)
View publication in the Research portal (opens in new window)
View/Open full text file from the Research portal (opens in new window)
Other link related to publication (opens in new window)
Date
2018
Major/Subject
Mcode
Degree programme
Language
en
Pages
1959 - 1963
Series
IEEE Transactions on Circuits and Systems II: Express Briefs, Volume 65, issue 12
Abstract
Conventional delay-based digital phase modulators use a zero-order hold (ZOH) phase control word to modulate the square-wave RF carrier. Recently, new architectures capable of performing first-order hold (FOH) digital phase modulation have been proposed, thus improving the wideband performance to a level suitable for 5G base stations. While currently available literature focuses on the generic operation principle, this brief details the first on-chip implementation of the DSP engine required for actual FOH computations. The circuit is based on a simple iterative algorithm, which can be pipelined for high-speed operation. The DSP engine has been integrated as part of a prototype 5G base-station outphasing transmitter, fabricated in 28-nm CMOS. When processing a 100-MHz orthogonal frequency-division multiplexing signal, the DSP achieves an adjacent-channel leakage ratio of –53 dBc, which is 12 dB better than with conventional ZOH phase modulation. Furthermore, the system enables flexible upconversion to any frequency between 0.35 and 2.1 GHz from a fixed 1.5-GHz reference clock. The power consumption of a single engine is lower than 18 mW.Description
| openaire: EC/H2020/704947/EU//ADVANTAG5
Keywords
Computer architecture, Digital phase modulator, DSP, Engines, first-order hold (FOH), Interpolation, phase interpolation., Phase modulation, Radio frequency, Transmitters, Wideband
Other note
Citation
Roverato, E, Kosunen, M, Lemberg, J, Martelius, M, Stadius, K, Anttila, L, Valkama, M & Ryynanen, J 2018, ' A High-Speed DSP Engine for First-Order Hold Digital Phase Modulation in 28-nm CMOS ', IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 65, no. 12, pp. 1959 - 1963 . https://doi.org/10.1109/TCSII.2018.2818759