Adaptive Clock Recovery Algorithm in Packet Switched Networks
No Thumbnail Available
URL
Journal Title
Journal ISSN
Volume Title
Helsinki University of Technology |
Diplomityö
Checking the digitized thesis and permission for publishing
Instructions for the author
Instructions for the author
Authors
Date
2008
Department
Major/Subject
Signaalinkäsittelytekniikka
Mcode
S-88
Degree programme
Language
en
Pages
xii + 71
Series
Description
Supervisor
Skyttä, JormaThesis advisor
Laamanen, HeikkiKeywords
clock synchronization, adaptiivisen kellon algoritmi, phase locked loop, vaihelukko, packet delay variation, pakettiviivevaihtelu, minimum delay principle, minimiviive periaate