A 0.9-Nyquist-Band Digital Timing Mismatch Correction for Time-Interleaved ADCs Achieving Delay Tuning Range of 0.12-Sample-Period
Loading...
Access rights
openAccess
Journal Title
Journal ISSN
Volume Title
Conference article in proceedings
This publication is imported from Aalto University research portal.
View publication in the Research portal
View/Open full text file from the Research portal
Other link related to publication
View publication in the Research portal
View/Open full text file from the Research portal
Other link related to publication
Date
2022
Major/Subject
Mcode
Degree programme
Language
en
Pages
5
929-933
929-933
Series
IEEE International Symposium on Circuits and Systems, ISCAS 2022, IEEE International Symposium on Circuits and Systems proceedings
Abstract
Time-interleaved analog-to-digital converters (TIADC) require channel matching in terms of offset, gain, and sampling clock skew to achieve best data conversion performance. Conventionally, correction of skew mismatch is realized with analog delay lines, making it challenging for high-speed ADC designs to achieve fine delay resolution over wide tuning range while maintaining low clock jitter. Digital skew correction allows greater flexibility than analog solutions, but is hindered by a significant hardware footprint. This paper demonstrates digital filter-based timing skew correction approach suitable for on-chip implementation. In a 10-bit 8-channel TI-ADC the proposed structure corrects mismatch magnitudes up to 0.12 sample period across 0.9 Nyquist band while requiring only 65% hardware of similar architectures of equivalent performance. The presented digital circuit uses reduced combinational paths and operates at a clock rate of single ADC channel, making it applicable for digitally-assisted high-speed TI-ADCs.Description
Publisher Copyright: © 2022 IEEE.
Keywords
Other note
Citation
Kempi, I, Jarvinen, O, Kosunen, M, Unnikrishnan, V, Stadius, K & Ryynanen, J 2022, A 0.9-Nyquist-Band Digital Timing Mismatch Correction for Time-Interleaved ADCs Achieving Delay Tuning Range of 0.12-Sample-Period . in IEEE International Symposium on Circuits and Systems, ISCAS 2022 . IEEE International Symposium on Circuits and Systems proceedings, IEEE, pp. 929-933, IEEE International Symposium on Circuits and Systems, Austin, Texas, United States, 27/05/2022 . https://doi.org/10.1109/ISCAS48785.2022.9937669
