End-to-End Multi-Target Verification Environment for a RISC-V Microprocessor
Access rights
openAccess
acceptedVersion
URL
Journal Title
Journal ISSN
Volume Title
A4 Artikkeli konferenssijulkaisussa
This publication is imported from Aalto University research portal.
View publication in the Research portal (opens in new window)
View/Open full text file from the Research portal (opens in new window)
Other link related to publication (opens in new window)
View publication in the Research portal (opens in new window)
View/Open full text file from the Research portal (opens in new window)
Other link related to publication (opens in new window)
Date
2023
Major/Subject
Mcode
Degree programme
Language
en
Pages
4
Series
Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023, International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design
Abstract
In this paper, we present the end-to-end verification environment developed for verifying A-Core, a custom, extensible and configurable RISC-V microprocessor targeted for controlling communication, cryptography, and machine learning hardware accelerators. The developed open source verification environment utilizes a Python-based ASIC-generic system verification framework. In the developed environment, the processor can be verified with self-checking user-written Assembly- or C-programs, providing a seamless from-C-to-hardware verification methodology. With the presented test platform, test programs can be run on various targets: RTL simulation, FPGA, or ASIC, providing one verification environment for all maturity levels of the design. The platform enables end-to-end testing: verification of the functionality of the A-Core ASIC from the programming sequence over a JTAG interface to printouts over UART, providing tests coverage also for real use cases of the hardware. Performance metrics for different sized test programs are provided to enable characterization of the speed of verification.Description
Publisher Copyright: © 2023 IEEE.
Keywords
FPGA, microprocessor, RISC-V, TheSyDe-Kick, verification
Other note
Citation
Korsman, A, Hirvonen, V, Simola, O, Tarkka, A, Kosunen, M & Ryynanen, J 2023, End-to-End Multi-Target Verification Environment for a RISC-V Microprocessor . in Proceedings - 2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, SMACD 2023 . International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design, IEEE, International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuit Design, Funchal, Portugal, 03/07/2023 . https://doi.org/10.1109/SMACD58065.2023.10192249