All digital phase-locked loop in 40 nm CMOS

Thumbnail Image

URL

Journal Title

Journal ISSN

Volume Title

Sähkötekniikan korkeakoulu | Master's thesis

Authors

Date

2014-02-10

Department

Major/Subject

Electronic Circuit Design

Mcode

S3010

Degree programme

EST - Master’s Programme in Micro and Nanotechnology

Language

en

Pages

74

Series

Description

Supervisor

Ryynänen, Jussi

Thesis advisor

Stadius, Kari
Tikka, Tero

Keywords

all-digital phase locked loop, charge-pump-based phase locked loop, digitally controlled oscillator, frequency synthesis, time-to-digital converter

Other note

Citation

Permanent link to this item

https://urn.fi/URN:NBN:fi:aalto-201402191433

Collections

[dipl] Sähkötekniikan korkeakoulu / ELEC