Thermal characterization of vertically stacked chips
Loading...
URL
Journal Title
Journal ISSN
Volume Title
Helsinki University of Technology |
Diplomityö
Unless otherwise stated, all rights belong to the author. You may download, display and print this publication for Your own personal use. Commercial use is prohibited.
Authors
Date
2008
Major/Subject
Mekaniikka
Mcode
Mat-5
Degree programme
Language
en
Pages
66
Series
Abstract
In this master's thesis, we review several thermal management solutions for stacked chips in portable electronics. We simulate the cooling benefits of potential thermal management solutions. Furthermore, we investigate the effect of stack layout, stacking order, and distributed power dissipation regions on the temperature. We design a chip stack based on the design guidelines discovered in the initial investigation. Then we calculate the in-stack thermal strain induced by the temperature distribution for this stack. We conclude that proper stack design can provide considerable reduction of maximum stack temperature. While the maximum temperature of a 2 W-stack designed without consideration of thermal management can exceed 95 °C,the maximum in-stack operational temperature is below 85 °C for the stack design in the Nokia Virtual Thermal Test Environment.Description
Supervisor
Stenberg, RolfThesis advisor
Lyly, MikkoKeywords
chip stack, bärbar elektronik, electronics cooling, finita element, finite element, staplad mikrokrets, heat load, termisk last, personal electronics, termisk reglering, thermal management, termisk spänning, thermal strain