Synkronointipiirin suunnittelu synkronisen digitaalisen hierarkian mukaiseen ristikytkentälaitteeseen
No Thumbnail Available
URL
Journal Title
Journal ISSN
Volume Title
Helsinki University of Technology |
Diplomityö
Checking the digitized thesis and permission for publishing
Instructions for the author
Instructions for the author
Authors
Date
1992
Department
Major/Subject
Laitteistotekniikka
Mcode
Tkl-88
Degree programme
Language
fi
Pages
71
Series
Description
Supervisor
Skyttä, JormaThesis advisor
Oksanen, ToniKeywords
SDH, SDH, cross-connect, ristikytkentä, application specific integrated circuit, asiakaspiiri, ASIC, ASIC, VHDL, VHDL, TST-switch, TST-kytkin, RAM, RAM, ATTE, ATTE, GERO, GERO, logic synthesis, logiikkasynteesi