Facility and Process Layout Design for Manufacturability in a Semiconductor Manufacturing Environment
No Thumbnail Available
URL
Journal Title
Journal ISSN
Volume Title
Helsinki University of Technology |
Diplomityö
Checking the digitized thesis and permission for publishing
Instructions for the author
Instructions for the author
Authors
Date
1999
Department
Major/Subject
Teollisuustalous
Mcode
TU-22
Degree programme
Language
en
Pages
63
Series
Description
Supervisor
Lillrank, PaulThesis advisor
Martola, HannuRanta, Jukka