A Compact Untrimmed 48ppm/°C All MOS Current Reference Circuit

Loading...
Thumbnail Image

Access rights

openAccess

URL

Journal Title

Journal ISSN

Volume Title

A4 Artikkeli konferenssijulkaisussa

Date

2022

Major/Subject

Mcode

Degree programme

Language

en

Pages

5

Series

MWSCAS 2022 - 65th IEEE International Midwest Symposium on Circuits and Systems, Proceedings, Conference proceedings : Midwest Symposium on Circuits and Systems

Abstract

An ultra-low power and low-cost (area efficient) nano-Ampere current reference circuit designed in a 65 nm technology is presented in this paper: The proposed circuit is a resistorless beta multiplier current reference circuit that uses self cascode composite MOSFETs in triode region. Circuit analysis has been discussed in the paper. The simulated circuit consumes power of 550 nW at a nominal operating voltage of 1.33 V and occupies area of 0.0031 mm2. The design provides a line regulation of 1.9 %/V over an operating voltage range of 1.25 V to 1.4 V. Temperature coefficient (TC) of the circuit at nominal voltage of 1.33 V is 48 ppm/°C for a wide temperature range of-40°C to 85°C. Output current of the circuit at nominal voltage is 104.2 nA with a small process variation of only 4 %.

Description

Funding Information: The authors are grateful to Academy of Finland for funding this work under the project EHIR (Wireless impulse radio data link powered by energy harvesting). Publisher Copyright: © 2022 IEEE.

Keywords

CMOS beta multiplier, Current reference, low temperature coefficient, low-power, self-cascode transistor

Other note

Citation

Monga, D C & Halonen, K 2022, A Compact Untrimmed 48ppm/°C All MOS Current Reference Circuit . in MWSCAS 2022 - 65th IEEE International Midwest Symposium on Circuits and Systems, Proceedings . Conference proceedings : Midwest Symposium on Circuits and Systems, IEEE, International Midwest Symposium on Circuits and Systems, Fukuoka, Japan, 07/08/2022 . https://doi.org/10.1109/MWSCAS54063.2022.9859347