Harmonic Balance and Phase-Noise Analysis Methods in the APLAC Circuit Simulator

Thumbnail Image

URL

Journal Title

Journal ISSN

Volume Title

Helsinki University of Technology | Licentiate thesis
Checking the digitized thesis and permission for publishing
Instructions for the author

Authors

Date

2005

Department

Sähkö- ja tietoliikennetekniikan osasto

Major/Subject

Teoreettinen sähkötekniikka

Mcode

S-55

Degree programme

Language

en

Pages

91

Series

Description

Supervisor

Valtonen, Martti

Keywords

harmonic balance, harmoninen balanssi, phase-noise analysis, vaihekohina-analyysi, circuit simulation, piirisimulointi, APLAC, APLAC

Other note

Citation

Permanent link to this item

https://urn.fi/URN:NBN:fi:aalto-202104155769

Collections

[lic] Teknillinen korkeakoulu / TKK