Learning Centre

Timing calibration for up-converting DAC

 |  Login

Show simple item record

dc.contributor Aalto-yliopisto fi
dc.contributor Aalto University en
dc.contributor.advisor Stadius, Kari
dc.contributor.advisor Lemberg, Jerry
dc.contributor.author Azimirad, Arash
dc.date.accessioned 2015-05-27T07:53:18Z
dc.date.available 2015-05-27T07:53:18Z
dc.date.issued 2015-05-11
dc.identifier.uri https://aaltodoc.aalto.fi/handle/123456789/16236
dc.description.abstract This thesis deals with the timing error problem that appears in high frequency Digital to Analog Converters. Inequalities among signal paths in different branches and inaccuracies happened during fabrication, result in different time delays in different branches of a Digital to Analog Converter. The consequence of this inequality is having the data for different bits not arriving to the summation point at the same time. This timing error will create some glitches in the output analog signal. A new approach is introduced in this work that measures the timing error among branches of the DAC and corrects them through a calibration process. Being all the error measurement and its correction process done on chip, this approach can correct the errors created by both sources. This idea was implemented and tested in Eldo simulator. A timing error of 8pS was inserted to the MSB branch of a 10-bit binary coded DAC. After performing the calibration process on this DAC, the SFDR of the output signal was increased by about 3.2dB. en
dc.format.extent 50 + 6
dc.format.mimetype application/pdf en
dc.language.iso en en
dc.title Timing calibration for up-converting DAC en
dc.type G2 Pro gradu, diplomityö en
dc.contributor.school Sähkötekniikan korkeakoulu fi
dc.subject.keyword timing error en
dc.subject.keyword up-converting DAC en
dc.subject.keyword RF-DAC en
dc.subject.keyword timing calibration en
dc.identifier.urn URN:NBN:fi:aalto-201505272916
dc.programme.major Micro and Nanotechnology fi
dc.programme.mcode S3010 fi
dc.type.ontasot Master's thesis en
dc.type.ontasot Diplomityö fi
dc.contributor.supervisor Ryynänen, Jussi
dc.programme EST - Master’s Programme in Micro and Nanotechnology fi
dc.location P1 fi
local.aalto.openaccess yes
dc.rights.accesslevel openAccess
local.aalto.idinssi 51469
dc.type.publication masterThesis
dc.type.okm G2 Pro gradu, diplomityö


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search archive


Advanced Search

article-iconSubmit a publication

Browse