Learning Centre

All-Digital Phase-Locked Loop for Radio Frequency Synthesis

 |  Login

Show simple item record

dc.contributor Aalto-yliopisto fi
dc.contributor Aalto University en
dc.contributor.advisor Stadius, Kari, Dr., Aalto University, Department of Micro and Nanosciences, Finland
dc.contributor.author Xu, Liangge
dc.date.accessioned 2014-05-01T09:00:10Z
dc.date.available 2014-05-01T09:00:10Z
dc.date.issued 2014
dc.identifier.isbn 978-952-60-5638-8 (electronic)
dc.identifier.isbn 978-952-60-5637-1 (printed)
dc.identifier.issn 1799-4942 (electronic)
dc.identifier.issn 1799-4934 (printed)
dc.identifier.issn 1799-4934 (ISSN-L)
dc.identifier.uri https://aaltodoc.aalto.fi/handle/123456789/12953
dc.description.abstract It has been a constant challenge in wireless system design to meet the growing demand for an ever higher data rate and more diversified functionality at minimal cost and power consumption. The key lies in exploiting the phenomenal success of CMOS technology scaling for high-level integration. This underlies the paradigm shift in the field of integrated circuit (IC) design to one that increasingly favours digital circuits as opposed to their analog counterparts. With radio transceiver design for wireless systems in particular, a noticeable trend is the introduction of digital-intensive solutions for traditional analog functions. A prominent example is the emergence of the all-digital phase-locked loop (ADPLL) architectures for frequency synthesis. By avoiding traditional analog blocks, the ADPLL brings the benefits of high-level integration and improved programmability. This thesis presents ADPLL frequency synthesizer design, highlighting practical design considerations and technical innovations. Three prototype designs using a 65-nm CMOS technology are presented. The first example address a low-power ADPLL design for 2.4-GHz ISM (Industrial, Scientific, Medical) band frequency synthesis. A high-speed topology is employed in the implementation for the variable phase accumulator to count full cycles of the radio frequency (RF) output. A simple technique based on a short delay line in the reference signal path allows the time-to-digital converter (TDC) core to operate at a low duty cycle with approximately 95% reduction in its average power consumption. The ADPLL incorporates a two-point modulation scheme with an adaptive gain calibration to allow for direct frequency modulation. The second implementation is a wide-band ADPLL-based frequency synthesizer for cognitive radio sensor units. It employs a digitally controlled ring oscillator with an LC tank introduced to extend the tuning range and reduce power dissipation. An adaptive frequency calibration technique based on binary search is used for fast frequency settling. The third implementation is another wideband ADPLL frequency synthesizer. At the architectural level, separation of coarse-tune and fine-tune branches results in a word length reduction for both of them and allows the coarse tuning logic to be powered off or clock gated during normal operation, which led to a significant reduction in the area and power consumption for the digital logic and simplified the digital design. A dynamic binary search technique was proposed to achieve further improved frequency calibration speed compared with previous techniques. In addition, an original technique was employed for the frequency tuning of the wideband ring oscillator to allow for compact design and excellent linearity. en
dc.format.extent 173
dc.format.mimetype application/pdf en
dc.language.iso en en
dc.publisher Aalto University en
dc.publisher Aalto-yliopisto fi
dc.relation.ispartofseries Aalto University publication series DOCTORAL DISSERTATIONS en
dc.relation.ispartofseries 46/2014
dc.subject.other Electrical engineering en
dc.title All-Digital Phase-Locked Loop for Radio Frequency Synthesis en
dc.type G4 Monografiaväitöskirja fi
dc.contributor.school Sähkötekniikan korkeakoulu fi
dc.contributor.school School of Electrical Engineering en
dc.contributor.department Mikro- ja nanotekniikan laitos fi
dc.contributor.department Department of Micro and Nanosciences en
dc.subject.keyword radio frequency en
dc.subject.keyword all-digital phase-locked loop en
dc.subject.keyword digitally controlled oscillator en
dc.subject.keyword time-to-digital converter en
dc.subject.keyword frequency synthesizer en
dc.identifier.urn URN:ISBN:978-952-60-5638-8
dc.type.dcmitype text en
dc.type.ontasot Doctoral dissertation (monograph) en
dc.type.ontasot Väitöskirja (monografia) fi
dc.contributor.supervisor Ryynänen, Jussi, Prof., Aalto University, Department of Micro and Nanosciences, Finland
dc.opn Heinen, Stefan, Prof., RWTH Aachen University, Germany
dc.date.dateaccepted 2014-03-25
dc.rev Luong, Howard, Prof., Hong Kong University of Science & Technology, China
dc.rev Andreani, Pietro, Professor, Lund University, Sweden
dc.date.defence 2014-05-23
local.aalto.digifolder Aalto_64526
local.aalto.digiauth ask


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search archive


Advanced Search

article-iconSubmit a publication

Browse

Statistics